


RadHard IP and Design Services

- RadHard IP
 - Standard Cell and IO Library
 - Embedded SRAM
- Design Services
 - ASIC development
 - IP development
 - EDA flow integration



Standard Cell Library

Category	Description
Process Platform	<ul style="list-style-type: none"> - 0.13 um 1P8M CMOS - Epi-wafer not required - portable to similar foundry processes
Core Cell Library	<ul style="list-style-type: none"> - 114 cells of 35 types - SEU/SET hardened DICE flipflops - Cell height : 10 track - Gate density : 125k/mm²
IO Cell Library	<ul style="list-style-type: none"> - 20 digital and analog cells - Cell height/pitch : 211 um / 50 um - 3.3 V LVCMOS - HBM ESD tolerance > 2000 V
EDA Views	<ul style="list-style-type: none"> - Liberty (.lib) for synthesis @ 5 PVT corners - Verilog simulation model - LEF and Milkyway for P&R - GDSII layout - LVS netlist
Radiation Tolerance	<ul style="list-style-type: none"> - TID dose > 100kRad(Si) - SEL LET_{th} > 120 MeV-cm²/mg - SEU rate < 10⁻¹⁰ #/bit/day at GEO orbit
Development and Validation	<ul style="list-style-type: none"> - Validation with TCAD simulation <ul style="list-style-type: none"> - SEE mitigation design rules - SEU/SET cross-section of DFF and clock buffers - Ground radiation tests <ul style="list-style-type: none"> - no static SEU observed up to 10⁷ cm⁻² fluence - further tests in progress

Embedded Two-Port SRAM

Category	Description
Foundry Process	<ul style="list-style-type: none">- 0.13 um 1P8M CMOS- Epi-wafer not required- portable to similar foundry processes
Specifications	<ul style="list-style-type: none">- Two-port (1R1W), intended applications:<ul style="list-style-type: none">- register file- FIFO buffer- Organization: 512x22, scalable to 2048 x 39- Cell size: 5.14x1.33 um²- Low operation voltage down to 0.7 V- Read access time<ul style="list-style-type: none">- 1.84 ns (input address registered)- 1.25 ns (input address latched)
EDA Views	<ul style="list-style-type: none">- Liberty (.lib) for synthesis- Verilog simulation model- LEF and Milkyway for P&R- GDSII layout- LVS netlist
Radiation Tolerance	<ul style="list-style-type: none">- TID dose > 100kRad(Si)- SEL LET_{th} > 120 MeV-cm²/mg- Internal registers hardened against SEU- Bit-cell raw SEU<ul style="list-style-type: none">- Threshold LET : 0.6 MeV-cm²/mg- Saturation cross-section : 2.0x10⁻⁸ cm²- SEU mitigation:<ul style="list-style-type: none">- Compatible with SECDED EDAC- Bit-interleaved layout (minimum bit distance > 20 um)

Design Capabilities

- Design Capabilities
 - Library development
 - Standard ASIC backend flow
 - Full-custom design
- On-going IP developments
 - Clock generator PLL
 - LVDS IO and SerDes
- Tapeout history (since 12/2013)
 - TID/SEE test vehicle
 - Controller ASIC
 - IEEE1394 link controller
 - Embedded SRAM/BIST test vehicle